

FIG. 1




FIG. 2-1




FIG. 2-2




FIG. 2-3




FIG. 2-4




FIG. 3-1




FIG. 3-2





FIG. 3A

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
CONTEXT 1 1 1 1 XXXXXXXXXXXXXXXXXXXXXXXXXX 0 db XXX wake-up event va XXXXXXXX ctx cmd

Context Descriptors:
1) Wake-up Events (Bits 8-15)
0 = kill
1 = voluntary
2 = SRAM
4 = SDRAM
8 = FBI
16 = INTER_THREAD
32 = PCI_DMA_1
64 = PCI_DMA_2
128 = SEQ_NUM_LSB
2) db -> branch defer amount (Bit 17)
3) va -> value of sequence number (Bit 7)
4) OPCODE Bits (29-31)
5) ctx_cmd

FIG. 3B

**FIG. 3C**




FIG. 4-1




FIG. 4-2






FIG. 4A








FIG. 5-2







FIG. 5A










FIG. 6-4





FIG. 6-5



T_Cmd_type_R<2:0>

000: bus idle
001: SDRAM
010: SRAM
011: SRAM-csr
100: PCI
101: reserved
110: FBI
111: Scratch

Fbox Branch/Ctx Choices

1) FBI_sdone		br / ctx
2) FBI_auto_push		br / ctx
3) lthread_sdone		br / ctx
4) signal_rec_cxt		br / ctx
5) Seq#1_change	(flag)	br / ctx
6) Seq#2_change	(flag)	br / ctx
7) SRAM_sdone		br / ctx
8) SDRAM_sdone		br / ctx
9) volunteer_cxx_swap		ctx
10) Rec_req_available	(flag)	br
11) SDRAM_rd_parity_en	(flag)	br
12) Fbox_push_protect		br
13) ccodes, contexts and kill		

FIG. 6-6